Pixel sensors based on commercial high-voltage CMOS processes are an exciting technology that is considered as an option for the outer layer of the ATLAS inner tracker upgrade at the High Luminosity LHC. Here, charged particles are detected using deep n-wells as sensor diodes with the depleted region extending into the silicon bulk. Both analog and digital readout electronics can be added to achieve different levels of integration up to a fully monolithic sensor. Small scale prototypes using the ams CMOS technology have previously demonstrated that it can achieve the required radiation tolerance of 10 15 n eq /cm 2 and detection efficiencies above 99.5 %. Recently, large area prototypes, comparable in size to a full sensor, have been produced that include most features required towards a final design: the H35demo prototype produced in ams H35 technology that supports both external and integrated readout and the monolithic ATLASPix1 pre-production design produced in ams aH18 technology. Both chips are based on large fillfactor pixel designs, but differ in readout structure. Performance results for H35DEMO with capacitively-coupled external readout and first results for the monolithic ATLASPix1 are shown.
Introduction
Tracking detectors at future colliders have to fulfil increasingly demanding requirements. Their environment will contain a higher density of tracks, at higher rate, with a higher radiation dose over their lifetime compared to current detectors. This necessitates high granu-larity detectors even far away from the interaction point and consequently large instrumented surface areas. The planned ATLAS Inner Tracker (ITk) upgrade [1, 2] is one such detector that is designed to withstand the environment at the planned high luminosity large hadron collider. Sensors for the outer layer of the ATLAS ITk pixel tracker have to cope with an integrated radiation dose of up to 10 15 n eq /cm 2 over its lifetime.
Silicon pixel detectors are the only technology that can provide the granularity, rate capability, and radiation hardness. Traditionally they are implemented as hybrid pixel sensors. Traversing particles generate free charges in a fully depleted passive sensor diode. Pixelated electrodes on the sensor are connected via bumpbonding to a dedicated readout chip. The readout chip contains both analog amplifiers and digital processing logic and handles the triggering and readout.
While this separation of concerns allows each component to be optimized separately it also introduces additional challenges. A large charge signal is required to generate a large enough voltage signal over the total capacitance of the sensor diode and the readout electronics. This necessitates a thick, fully depleted sensor diode with a high voltage bias to deplete it. As an example, the central modules used in the ATLAS IBL detector are built from 200 µm thick planar sensors, with bias voltages foreseen to reach 1 kV, bump-bonded to a 150 µm thick readout chips [3] . The complexity of the production process, i.e. separate sensor and readout production and hybridization, can be a limiting factor to production capabilities. Yield factors compound and due to the many steps involved the production can not easily scale to large number of sensors and large instrumented surface areas.
Pixel sensors based on CMOS technology enable simpler devices with a reduced material budget by integrating some or all of the readout electronics directly into one chip. Commercial production enables cheap sensors with greatly simplified production complexity, suitable to instrument large surface areas with high granularity sensors.
In the remainder of this paper, basic concepts are introduced and different implementations of CMOSbased pixel sensors using ams technology are presented. Then, specific prototypes and the status of ongoing prototype evaluations are discussed.
ams CMOS prototypes
The ams technology is a set of commercial CMOS processes that are available in 350 nm and 180 nm structure sizes [4] . All processes can use nMOS and pMOS transistors and support high voltages of up to 120 V. High-resistivity substrates up to 1000 Ω cm are also available.
Previous small-scale prototypes based on this technology used integrated amplifiers and comparators in combination with an external readout chip. They could be operated with efficiencies above 99.5 % for fluences up to 1.5 × 10 15 n eq /cm 2 using both neutron and proton irradiation [5] , demonstrating the radiation hardness of this technology. Other small-scale prototypes demon- Figure 1 : Cross-section of the pixel implants for the H35DEMO prototype along the large 250 µm pitch direction. Three separate sensor diodes (deep n-well labeled as dntub) are connected together to reduce the total sensor capacitance while maintaining a homogeneous depletion. The additional deep p-type implant (labeled as dptub) underneath the nMOS components is optional and only present in some parts of the test matrices. strated the feasibility of integrating different levels of readout logic onto the same chip [6, 7] .
Two large-scale pixel sensor prototypes, H35DEMO and ATLASPix1, have been recently produced to show the viability of this technology for full-sized production sensors as an upgrade option for ATLAS ITk and to test different aspects of the technology. All prototypes are based on so-called large fill-factor designs. The large fill-factor refers to the size of the sensor diode compared to the pixel pitch. In these designs, the pixel electronics are located inside a deep n-type implant in a p-type substrate. The deep n-type implant and the substrate form the sensor diode that is depleted by applying a bias voltage. Usually bias from the top side is used; back-bias could also be employed but requires additional backside processing. Figure 1 shows a cross-section of the pixel implants for the H35DEMO prototype along the large pitch direction. Here, three separate sensor diodes are connected together to reduce the total sensor capacitance while maintaining a homogeneous depletion. Figure 2 shows the equivalent pixel implants cross-section for the ATLASPix1 prototype. Due to a smaller size only a single diode implantation is used.
H35DEMO is produced in H35 350 nm technology with a total size of 24.4 mm × 18.5 mm and a pixel pitch of 250 µm × 50 µm [8] . It comprises four independent matrices: two monolithic matrices with integrated read- The signal path on the ATLASPix1 prototype. All components are implemented in ams aH18 CMOS technology on the prototype chip. The amplifier and the discriminator are located inside the pixel. Each pixel is connected with dedicated lines to the periphery of the chip which contains the remaining readout components. out and two analog matrices that integrate only per-pixel amplifiers. On the first monolithic matrix each pixel contains amplifiers and comparator while on the second matrix only the amplifiers are located in the pixel and the comparator is located in the chip periphery. Evaluation results for the two monolithic matrices were previously reported by Cavallaro et al. [9] and Terzo et al. [10] . The analog matrices provide an amplified analog signal that is then readout by a capacitively coupled FE-I4 readout chip as shown in figure 3 . The two analog matrices differ in the layout of their in-pixel electronics. Within each analog matrix there are different submatrices with additional small variations of the integrated electronics.
ATLASPix1 is a monolithic prototype with integrated readout logic and a total size of approximately 1 cm × 2 cm produced in aH18 180 nm technology. It comprises three independent matrices -M2, Simple and IsoSimple -that differ in readout architecture and pixel pitch. M2 has a pixel pitch of 60 µm × 50 µm and uses a triggered readout architecture. Simple and IsoSimple have a pixel pitch of 140 µm × 40 µm and use an untriggered column-drain architecture. The IsoSimple matrix has an additional isolation p-well, as shown in figure 2 , and use full CMOS transistor in its comparator logic. The Simple matrix only uses nMOS logic and misses the isolation p-well. As shown in figure 4 , all matrices have the per-pixel amplifier and comparator located inside each pixel which are connected to additional logic in the digital periphery.
Beam tests
The operational performance of both prototypes was tested in beam test setups. Measurements with the H35DEMO were performed in spring 2017 at the Fermilab MTEST facility using the 120 GeV primary proton beam and in summer 2017 at the CERN north area beam facilities using a 180 GeV secondary mixed hadron beam. Measurements with the ATLASPix1 prototype were performed in October 2017 at the CERN north area facilities also using a 180 GeV secondary mixed hadron beam.
Reference tracks were measured using the Geneva beam telescope. It uses six ATLAS IBL modules with a pixel pitch of 250 µm × 50 µm to measure particle positions [11] . The sensors are arranged in an optimized geometry with rotated and inclined planes to maximize charge sharing and enhance the resolution. The telescope and FE-I4-based devices-under-test are readout using the RCE/HSIO2 data acquisition system [11] . Triggers are provided by hit coincidences on the first and the last plane with a variable integration time between 8 and 16 time bins of 25 ns.
The H35DEMO prototypes with capacitively coupled FE-I4 readout sensors can be read out directly using the RCE/HSIO2 system. The ATLASPix1 is operated with an independent data acquisition system based on a commercial Xilinx Nexys FPGA board in combination with a custom control and readout board developed at KIT. It is controlled via USB2 using a custom software. Integration into the telescope system is achieved via a trigger-busy scheme. The trigger signal from the telescope is used by the FPGA to write data only for triggered events into a separated stream. Synchronisation between the two systems happens offline based on trigger counting and timestamps.
Particle tracks are reconstructed with the Proteus reconstruction software [12] using only the data from the telescope planes. Proteus performs hit clustering, ⋅ Ω
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Figure 5: H35demo efficiency measurements for one sub-matrix of the first analog matrix for different resistivities and thresholds. [13] weighted center-of-gravity position, and detector alignment. Initial coarse alignment is based on hit correlations and subsequent fine alignment uses track residuals. Reconstructed track positions and the full reconstruction covariance matrix are propagated into the local system of the device-under-test and are then used to calculated residuals and efficiency.
H35DEMO results
A systematic evaluation of the performance of the two H35DEMO analog matrices has been performed. In this configuration only analog electronics, i.e. signal amplifiers and shapers, but no digital readout logic is integrated on the CMOS chip. It can therefore be used to test the performance of the sensor and the analog electronics independent of the readout logic by using the well-tested FE-I4 readout chip. Detailed evaluation results for the H35DEMO analog matrices have previously been reported by Benoit et al. [13] . Only a highlevel overview is provided here to give the reader a full picture of all ams CMOS prototypes. Figure 5 shows the resulting global efficiency measured for one submatrix of the first analog matrix for different device configurations as a function of the sensor bias voltage. The threshold quoted is the threshold set on the coupled FE-I4 readout chip. Since the initial signal is already amplified and shaped by the integrated amplifiers on the H35DEMO the effective threshold in terms of generated charge in the sensor is smaller. As expected, a clear dependence is seen on both substrate resistivity and threshold. A higher substrate resistivity leads to larger signal and therefore to a higher efficiency for the same threshold and bias. The same is true for lower threshold. For both shown substrate resistivities an operational region with efficiencies above 99.5 % can be found. The measured efficiency is comparable to or better than results from traditional hybrid modules with bump-bonded passive sensors and fulfil the efficiency requirement of 99 % for the outer layer of the ATLAS ITk upgrade [2] .
ATLASPix1 results
Given the availability of prototype samples and time constraints measurements could only be performed for the ATLASPix1 Simple matrix of one unirradiated sample with a substrate resistivity of 80 Ω cm. These measurements test both the analog performance of the sensor and the integrated readout logic. Figure 6 shows the residuals between reconstructed track position and estimated cluster position on the device-under-test for one particular configuration. A matching cut of 250 µm along both dimensions is used to associate tracks to clusters. The fitted function models the expected response from a pixel of width l assuming a telescope resolution of σ. The vanishing mean µ along both axis shows that the system is well-aligned. The fitted pixel width along the long u direction is con- sistent with the 140 µm pitch. Along the short direction v the fitted width is smaller than the 40 µm pitch as a result of increased charge sharing. In both cases the background fraction f bkg due to mismatches or noise hits is negligible.
Using tracks and clusters within the matching cut, the global efficiency can be calculated as the fraction of tracks with an associated cluster and the total number of tracks. Tracks are only considered within a selected region-of-interest in the central part of the sensors. This avoids edge effects, low statistic regions, and some pixels that were incorrectly tuned. No other cuts or masks are used inside the region-of-interest. The resulting efficiencies as a function of the global threshold are shown in figure 7 . The efficiency stays almost constant and with the majority of the measurements above 99 % for the selected threshold range. The error bars represent only the statistical uncertainty and do not include systematic effects e.g. known-bad pixels and tuning effects. Additional measurements indicate that the efficiency drops to approximately 70 % at a threshold of 1.2 V.
Summary
Multiple prototype sensors for the ATLAS ITk upgrade using ams H35 and aH18 CMOS technology have been produced. The H35DEMO is a large scale prototype that can be operated both as a monolithic system with an integrated readout and as a hybrid sensor with a capacitively coupled FE-I4 readout chip. The ATLASPix1 is a first large scale, monolithic prototype designed specifically for the ATLAS ITk upgrade. Both prototypes could be operated in a beam test setup with efficiencies above 99 %. This shows that large scale, CMOS pixel sensors in ams technology can be build and operated with a variety of readout options and are a suitable option for the outer layer of the ATLAS ITk upgrade. The ATLASPix1 results only show its basic functionality. Additional performance increases due to better tuning and higher substrate resistivity are expected in the future. Systematic measurements of irradiated ATLASPix1 prototypes with a variety of irradiation sources are currently ongoing to verify previous measurements of radiation hardness with small prototypes [5] .
